Front-End Policies for Improved Issue Efficiency in SMT Processors

نویسندگان

  • Ali El-Moursy
  • David H. Albonesi
چکیده

The performance and power optimization of dynamic superscalar microprocessors requires striking a careful balance between exploiting parallelism and hardware simplification. Hardware structures which are needlessly complex may exacerbate critical timing paths and dissipate extra power. One such structure requiring careful design is the issue queue. In a Simultaneous Multi-Threading (SMT) processor, it is particularly challenging to achieve issue queue simplification due to the increased utilization of the queue afforded by multi-threading. In this paper, we propose new front-end policies that reduce the required integer and floating point issue queue sizes in SMT processors. We explore both general policies as well as those directed towards alleviating a particular cause of issue queue inefficiency. For the same level of performance, the most effective policies reduce the issue queue occupancy by 33% for an SMT processor with appropriately-sized issue queue resources.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Sensitivity Analysis on Hardware Resources in SMT Processors

The microprocessor performance is increased by allowing multiple threads per clock cycle to issue instructions in simultaneous multithreading processors. Shared hardware resources are the key components of SMT processor performance. In SMT processors, impact to the performance will not be same among many hardware resources. To design an optimal hardware configuration for SMT processors, sensiti...

متن کامل

Improving Memory Latency Aware Fetch Policies for SMT Processors

In SMT processors several threads run simultaneously to increase available ILP, sharing but competing for resources. The instruction fetch policy plays a key role, determining how shared resources are allocated. When a thread experiences an L2 miss, critical resources can be monopolized for a long time choking the execution of the remaining threads. A primary task of the instruction fetch polic...

متن کامل

Optimising long-latency-load-aware fetch policies for SMT processors

Simultaneous Multithreading (SMT) processors fetch instructions from several threads and, in this way, the available Instruction Level Parallelism (ILP) of each thread is exposed to the processor. In an SMT processor the fetch engine has the additional level of freedom, compared to a super-scalar processor, to select independent instructions. The fetch engine determines how shared resources are...

متن کامل

Eecient Use of Processing Transistors for Larger On-chip Storage: Multithreading 1

The current trend of aggressive dynamic scheduling in superscalar processors is reaching a point of diminishing returns. This calls for an architecture that utilizes the processing transistors better, thereby freeing up space to be used for more on-chip storage. Recent proposals have included multiple conventional superscalars on a chip (which we call superchip) and multithreaded superscalars, ...

متن کامل

Running Parallel Applications on an Mp with Multithreaded Superscalar Processors Running Parallel Applications on a Mp with Multithreaded Superscalar Processors

With lesser returns on adding more complexity to conventional superscalar processors, simultaneous multithreaded (SMT) superscalar processors seem to be a promising alternative. Unfortunately, most previous work has focused on systems running multiprogrammed loads of sequential applications. It is not clear how well these processors work in a shared-memory multiprocessor environment running par...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003